

High Uniformity Normally-OFF GaN MIS-HEMTs Fabricated on Ultra-Thin-Barrier AlGaIn/GaN Heterostructure

Sen Huang, Xinyu Liu, Xinhua Wang, Xuanwu Kang, Jinhan Zhang, Qilong Bao, Ke Wei, Yingkui Zheng, Chao Zhao, Hongwei Gao, Qian Sun, Zhaofu Zhang, and Kevin J. Chen, *Fellow, IEEE*

Abstract—Ultra-Thin-Barrier (UTB) AlGaIn/GaN heterostructure is utilized for fabrication of normally-OFF GaN metal-insulator-semiconductor high-electron-mobility transistors (MIS-HEMTs). The sheet resistance of 2-D electron gas (2DEG) in the UTB $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}$ (5-nm)/GaN heterostructure is effectively reduced by SiN_x passivation grown by low-pressure chemical-vapor-deposition (LPCVD), from 2570 to 334 Ω/\square . The fabricated $\text{Al}_2\text{O}_3/\text{AlGaIn}/\text{GaN}$ MIS-HEMTs exhibit normally OFF behavior with good V_{TH} uniformity and low V_{TH} -hysteresis. 20 mm-gate-width power devices featuring a low R_{ON} of 0.75 Ω ($I_{\text{D,MAX}} = 6.5$ A) are also demonstrated on the platform.

Index Terms—Normally-OFF, GaN MIS-HEMTs, ultra-thin-barrier AlGaIn/GaN heterostructure, LPCVD- SiN_x passivation.

I. INTRODUCTION

AlGaIn/GaN metal-insulator(oxide)-semiconductor high-electron-mobility transistors (MIS/MOS-HEMTs) with partially or fully recessed gate, have emerged as promising candidates for next-generation normally-OFF power switching devices [1-6]. With polarization-induced high density and mobility 2-D electron gas (2DEG) at AlGaIn/GaN hetero-interface, lower on-resistance (R_{ON}) can be achieved compared with Si-based MOSFETs [7]. However, precise thickness control of the recessed AlGaIn barrier, typically being etched down to less than 6 nm [8], is one of the most challenging steps toward high performance gate-recessed normally-OFF AlGaIn/GaN MIS-HEMTs. Self-terminated recess process and structures, such as inserting an etch-stopping layer [3] and selectively oxidation of the AlGaIn barrier layer [9, 10], are

Manuscript received Sep. $\times\times\times$, 2016. This work was supported in part by Natural Science Foundation of China (No. 61474138, 61404163, 61534007, 61527816, and 11634002), in part by the Key Frontier Project of Chinese Academy of Sciences (No. QYZDB-SSW-JSC012), and in part by the Opening Project of Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences.

S. Huang, X. Liu, X. Wang, X. Kang, J. Zhang, Q. Bao, K. Wei, Y. Zheng, and C. Zhao are with the Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China (e-mail: huangsen@ime.ac.cn, xyliu@ime.ac.cn).

H. Gao and Q. Sun are with Suzhou Institute of Nano-Tech and Nano-Bionics, Chinese Academy of Sciences, Suzhou 215123, China.

Z. Zhang and Kevin J. Chen are with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong.




Fig. 1. (a) Schematic device structure of normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaIn}/\text{GaN}$ MIS-HEMTs fabricated on UTB AlGaIn/GaN heterostructures. (b) TEM cross-sectional view of the device's gate corner.

highly desirable. A double-channel MOS-HEMT structure with good barrier-over-recess tolerance has also been developed recently [11].

To overcome the controllability issue of gate recess, ultra-thin-barrier (UTB) AlGaIn/GaN heterostructures have also been proposed [12-13]. Natural normally-OFF operation can be realized, but the HEMTs/MIS-HEMTs suffer from high R_{ON} owing to the low 2DEG density in gate-source and gate-drain access region. Passivation dielectrics like SiO_2 and SiN_x are able to restore the 2DEG to a comparable density as that in conventional AlGaIn/GaN heterostructures, while their physical origin remains to be investigated. With UTB-AlGaIn/GaN heterostructures, the gate-recess etching of the AlGaIn barrier is transferred to etching of the passivation layer using fluorine-based plasmas (if passivation is done first), and the AlGaIn barrier can be a good etch-stopping layer.

In this work, high V_{TH} -uniformity, low R_{ON} normally-OFF GaN MIS-HEMTs are fabricated on an UTB-AlGaIn/GaN heterostructure, with R_{ON} being effectively reduced by SiN_x passivation grown by low-pressure chemical-vapor-deposition (LPCVD).

II. DEVICE FABRICATION

The schematic cross section of the fabricated normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaIn}/\text{GaN}$ MIS-HEMTs is depicted in Fig. 1(a). The UTB-AlGaIn/GaN heterostructure wafer used in this work was grown by metal organic chemical vapor deposition (MOCVD) on 4-inch Si substrate. The AlGaIn barrier consists of a ~ 4 -nm $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}$ layer and ~ 1 -nm AlN interface enhancement layer (IEL), as shown in Fig. 1(b). The as-grown wafer yields a 2DEG density of $2.7 \times 10^{12} \text{ cm}^{-2}$ and a sheet resistance of

TABLE I Electrical properties of the 2DEG in UTB $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}(5\text{-nm})/\text{GaN}$ heterostructure with 80-nm LPCVD- Si_x passivation

80-nm LPCVD- Si_x passivation	2DEG Sheet resistance (Ω/\square)	2DEG sheet density (e/cm^2)	2DEG mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)
Before passivation (Hall)	2570	2.7×10^{12}	869
After passivation (Hall)	334	9.5×10^{12}	1980
After passivation (TLM)	325	---	---




Fig. 2. Simulated conduction-band of the UTB $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}/\text{AlN}(5\text{-nm})/\text{GaN}$ heterostructure with and without LPCVD- Si_x passivation.

2570 Ω/\square (Table I). While after 80-nm LPCVD- Si_x passivation, the 2DEG density is remarkably increased to $9.5 \times 10^{12} \text{ cm}^{-2}$, and the sheet resistance is reduced to 334 Ω/\square . The corresponding 2DEG mobility is increased from 869 to 1980 $\text{cm}^2/\text{V}\cdot\text{s}$, which suggests a good AlGa $\text{N}/\text{AlN}/\text{GaN}$ interface with insignificant roughness scattering [14].

A net positive charges of $4.56 \times 10^{12} \text{ cm}^{-2}$ is confirmed to be present at the LPCVD- $\text{Si}_x/\text{III-nitride}$ interface, as determined by capacitance-voltage (C - V) characterizations of Metal/LPCVD- $\text{Si}_x/\text{III-nitride}$ MIS diodes with various Si_x thickness. If considering the negative polarization charges on AlGa N surface, the positive charges introduced by the LPCVD- Si_x passivation is about $3.26 \times 10^{13} \text{ cm}^{-2}$ [15-16]. Doping effect of Si source used in LPCVD may be responsible for such high induced positive charges, which brings down the surface potential of the ultra-thin AlGa N barrier from 1.35 to 0.49 eV, as confirmed by the simulated energy band diagram shown in Fig. 2 [17]. The reduction of surface potential of AlGa N barrier by LPCVD- Si_x , contributes to an effectively enhanced 2DEG density in UTB AlGa N/GaN heterostructures (Fig. 2).

Prior to the 80-nm LPCVD- Si_x passivation, the UTB-AlGa N/GaN heterostructure wafer was first cleaned with standard RCA treatment. Then source-drain passivation was etched away by low power CHF_3/SF_6 plasmas in an inductively-coupled-plasma (ICP) system, followed by wet treatment of the exposed AlGa N barrier surface in a diluted HCl. Then a Ti/Al/Ni/Au ohmic metal stack was evaporated and annealed at 830 $^\circ\text{C}$ in N_2 ambient after liftoff. After plenary isolation, the contact resistance is extracted to be 1.34 $\Omega\cdot\text{mm}$, which could be reduced by additional pre-ohmic




Fig. 3. (a) dc I - V characteristics of the fabricated normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MIS-HEMTs. (a) dc output characteristics. (b) dc transfer characteristics and threshold voltage uniformity measured at $V_{\text{DS}} = 1 \text{ V}$. (c) V_{TH} -hysteresis characteristics in transfer measurements at various V_{DS} .

recess etching of the AlGa N barrier before metal evaporation [18]. The passivation layer in the gate region was also etched with the same F-based plasmas. After HCl/ NH_4OH wet cleaning of the etched surface, 30-nm Al_2O_3 gate dielectric was deposited by ALD with *in-situ* remote-plasma pretreatments (RPP), followed by post-dielectric annealing [5]. Ni/Au bilayer was finally evaporated as the gate electrodes. Fig. 1(b) shows the cross-sectional TEM of the fabricated gate. Slight etching of the AlGa N barrier ($\sim 1.5 \text{ nm}$) is observed.

III. RESULTS AND DISCUSSION

Fig. 3(a) shows the output characteristics of the fabricated MIS-HEMTs with L_G/L_{GD} of 2/10 μm . A maximum I_{D} of 661 mA/mm and R_{ON} of 9.0 $\Omega\cdot\text{mm}$ are achieved at gate bias of +12 V. V_{TH} of the fabricated devices is extracted to be 0.27 V at $V_{\text{DS}} = 1 \text{ V}$, under a current criterion of $I_{\text{D}} = 1 \mu\text{A}/\text{mm}$ (Fig. 3(b)). Owing to the as-grown ultra-thin AlGa N barrier, intentional recess etching of the AlGa N barrier is eliminated, contributing to improved V_{TH} controllability and uniformity. A small standard deviation of 0.15 V is achieved by sampling of 30 devices across the whole wafer, as shown in the inset of Fig. 3(b).

Thanks to the RPP before ALD- Al_2O_3 , the deep states at $\text{Al}_2\text{O}_3/\text{AlGaN}$ interface are remarkably suppressed [5]. The clockwise V_{TH} -hysteresis of the MIS-HEMTs decreases from 0.28 to 0.11 V as the drain bias increases from 0.1 to 10 V, as shown in Fig. 3(c) and its inset. Such reduction may be caused by field-assisted detrapping at high V_{DS} . Residual interface states and, plasma-induced lattice damage to the AlGa N barrier




Fig. 4. (a) Two-terminal vertical breakdown characteristics of the GaN-on-Si wafer. (b) Three-terminal breakdown characteristics of the fabricated normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MIS-HEMTs.

during dry etching of LPCVD- SiN_x , are the possible origins for the hysteresis that needs to be optimized.

Assisted by the thick $\text{Al}_{0.07}\text{Ga}_{0.93}\text{N}$ buffer, a high vertical breakdown voltage (V_{BD}) of 695 V is also realized on the GaN-on-Si wafer (Fig. 4(a)). Using a leakage criterion of 1 $\mu\text{A}/\text{mm}$, three-terminal V_{BD} of the fabricated MIS-HEMTs ($L_{\text{GD}} = 10 \mu\text{m}$), is measured to be 1089 V with substrate floating. It is source-to-drain leakage that triggers the breakdown (Fig. 4(b)). The corresponding V_{BD} for devices with $L_{\text{GD}} = 5 \mu\text{m}$ is 617 V.

Pulsed I - V measurements were used to characterize the current collapse in the fabricated normally-OFF MIS-HEMTs, as shown in Fig. 5(a). The pulse period and width used are 10 μs and 200 ns, respectively. The dynamic R_{ON} is increased by about 10% at quiescent bias of (0, 60V), compared with the (0, 0) reference. It is probably due to interface traps caused by re-oxidation of the RCA-treated AlGaN barrier surface during transferring into the LPCVD chamber [19], or border/bulk traps in the LPCVD- SiN_x passivation layer. With the improved V_{TH} controllability, 20 mm-gate-width normally-OFF AlGaN/GaN MIS-HEMTs, featuring a low R_{ON} of 0.75 Ω ($I_{\text{D,MAX}} = 6.5 \text{ A}$), are also demonstrated on the LPCVD- SiN_x -passivated UTB-AlGaN/GaN heterostructure (Fig. 5(b)).




Fig. 5. (a) Pulsed $I_{\text{D}}\text{-}V_{\text{DS}}$ characteristics of the fabricated normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MIS-HEMTs from various quiescent bias point (V_{GSQ} , V_{DSQ}). The pulse period and width are 10 μs and 200 ns respectively. (b) I - V characteristics of a fabricated 20-mm-gate-width devices.

IV. CONCLUSION

High performance normally-OFF $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MIS-HEMTs featuring good V_{TH} -uniformity were fabricated on UTB-AlGaN/GaN heterostructure, adopting LPCVD- SiN_x passivation for efficient R_{ON} reduction. An 80-nm LPCVD- SiN_x passivation layer remarkably reduces 2DEG sheet resistance of an $\text{Al}_{0.22}\text{Ga}_{0.78}\text{N}(5\text{-nm})/\text{GaN}$ heterostructure from 2570 to 334 Ω/\square . 650V/0.75 Ω normally-OFF power devices are successfully demonstrated on the UTB-AlGaN/GaN heterostructure, which is promising for fabrication of high-yield normally-OFF GaN-based MIS-HEMTs.

REFERENCES

- [1] W. Huang, Z. Li, T. P. Chow, Y. Niiyama, T. Nomura, and S. Yoshida, "Enhancement-mode GaN Hybrid MOS-HEMTs with $R_{\text{on,sp}}$ of 20 $\text{m}\Omega\text{-cm}^2$," in 2008 20th International Symposium on Power Semiconductor Devices and IC's, 2008, pp. 295–298. DOI: 10.1109/ISPSD.2008.4538957
- [2] M. Kanamura, T. Ohki, T. Kikkawa, K. Imanishi, T. Imada, A. Yamada, and N. Hara, "Enhancement-Mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN Triple Cap Layer and High- k Gate Dielectrics," IEEE Electron Device Lett., vol. 31, no. 3, pp. 189–191, Mar. 2010. DOI: 10.1109/LED.2009.2039026
- [3] Bin Lu, Min Sun, and T. Palacios, "An Etch-Stop Barrier Structure for GaN High-Electron-Mobility Transistors," IEEE Electron Device Lett., vol. 34, no. 3, pp. 369–371, Mar. 2013. DOI: 10.1109/LED.2012.2237374
- [4] Y. Wang, M. Wang, B. Xie, C. P. Wen, J. Wang, Y. Hao, W. Wu, K. J. Chen, and B. Shen, "High-Performance Normally-Off $\text{Al}_2\text{O}_3/\text{GaN}$ MOSFET Using a Wet Etching-Based Gate Recess Technique," IEEE Electron Device Lett., vol. 34, no. 11, pp. 1370–1372, Nov. 2013. DOI: 10.1109/LED.2013.2279844
- [5] S. Yang, Z. Tang, K.-Y. Wong, Y.-S. Lin, Y. Lu, S. Huang, and K. J. Chen, "Mapping of interface traps in high-performance $\text{Al}_2\text{O}_3/\text{AlGaN}/\text{GaN}$ MIS-heterostructures Using frequency- and temperature-dependent C-V techniques," in 2013 IEEE International Electron Devices Meeting, 2013, pp. 6.3.1–6.3.4. DOI: 10.1109/IEDM.2013.6724573
- [6] S. Huang, Q. Jiang, K. Wei, G. Liu, J. Zhang, X. Wang, Y. Zheng, B. Sun, C. Zhao, H. Liu, Z. Jin, X. Liu, H. Wang, S. Liu, Y. Lu, C. Liu, S. Yang, Z. Tang, J. Zhang, Y. Hao, and K. J. Chen, "High-temperature low-damage gate recess technique and ozone-assisted ALD-grown Al_2O_3 gate dielectric for high-performance normally-off GaN MIS-HEMTs," in 2014 IEEE International Electron Devices Meeting, 2014, pp. 17.4.1–17.4.4. DOI: 10.1109/IEDM.2014.7047071
- [7] Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, and D. Ueda, "Gate Injection Transistor (GIT)—A Normally-Off AlGaN/GaN Power Transistor Using Conductivity Modulation," IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 3393–3399, 2007. DOI: 10.1109/TED.2007.908601
- [8] W. Saito, Y. Takada, M. Kuraguchi, K. Tsuda, and I. Omura, "Recessed-gate structure approach toward normally-OFF high-voltage AlGaN/GaN HEMT for power electronics applications," IEEE Trans. Electron Devices, vol. 53, no. 2, pp. 356–362, Feb. 2006. DOI: 10.1109/TED.2005.862708
- [9] Z. Xu, J. Wang, Y. Liu, J. Cai, J. Liu, M. Wang, M. Yu, B. Xie, W. Wu, X. Ma, and J. Zhang, "Fabrication of Normally-OFF AlGaN/GaN MOSFET Using a Self-Terminating Gate Recess Etching Technique," IEEE Electron Device Lett., vol. 34, no. 7, pp. 855–857, Jul. 2013. DOI: 10.1109/LED.2013.2264494
- [10] S. Lin, M. Wang, F. Sang, M. Tao, C. P. Wen, B. Xie, M. Yu, J. Wang, Y. Hao, W. Wu, J. Xu, K. Cheng, and B. Shen, "A GaN HEMT Structure Allowing Self-Terminated, Plasma-Free Etching for High-Uniformity, High-Mobility Enhancement-Mode Devices," IEEE Electron Device Lett., vol. 37, no. 4, pp. 377–380, Apr. 2016. DOI: 10.1109/LED.2016.2533422
- [11] J. Wei, S. Liu, B. Li, X. Tang, Y. Lu, C. Liu, M. Hua, Z. Zhang, G. Tang, and K. J. Chen, "Enhancement-mode GaN double-channel MOS-HEMT with low on-resistance and robust gate recess," in 2015 IEEE

- International Electron Devices Meeting (IEDM), 2015, pp. 9.4.1–9.4.4. DOI: 10.1109/IEDM.2015.7409662
- [12] Y. Ohmaki, M. Tanimoto, S. Akamatsu, and T. Mukai, “Enhancement-Mode AlGa_N/AlN/GaN High Electron Mobility Transistor with Low On-State Resistance and High Breakdown Voltage,” *Jpn. J. Appl. Phys.*, vol. 45, no. No. 44, pp. L1168–L1170, Nov. 2006. DOI: 10.1143/JJAP.45.L1168
- [13] J. Derluyn, M. Van Hove, D. Visalli, A. Lorenz, D. Marcon, P. Srivastava, K. Geens, B. Sijmus, J. Viaene, X. Kang, J. Das, F. Medjdoub, K. Cheng, S. Degroote, M. Leys, G. Borghs, and M. Germain, “Low leakage high breakdown e-mode GaN DHFET on Si by selective removal of in-situ grown Si₃N₄,” in 2009 IEEE International Electron Devices Meeting (IEDM), 2009, pp. 7.4.1–7.4.4. DOI: 10.1109/IEDM.2009.5424399
- [14] J. Antoszewski, M. Gracey, J. M. Dell, L. Faraone, T. A. Fisher, G. Parish, Y.-F. Wu, and U. K. Mishra, “Scattering mechanisms limiting two-dimensional electron gas mobility in Al_[sub 0.25]Ga_[sub 0.75]N/GaN modulation-doped field-effect transistors,” *J. Appl. Phys.*, vol. 87, no. 8, p. 3900, 2000. DOI: 10.1063/1.372432
- [15] M. Capriotti, A. Alexewicz, C. Fleury, M. Gavagnin, O. Bethge, D. Visalli, J. Derluyn, H. D. Wanzenböck, E. Bertagnolli, D. Pogany, and G. Strasser, “Fixed interface charges between AlGa_N barrier and gate stack composed of in situ grown SiN and Al₂O₃ in AlGa_N/Ga_N high electron mobility transistors with normally off capability,” *Appl. Phys. Lett.*, vol. 104, no. 11, p. 113502, Mar. 2014. DOI: 10.1063/1.4868531
- [16] Z. Liu, S. Huang, Q. Bao, X. Wang, K. Wei, H. Jiang, H. Cui, J. Li, C. Zhao, X. Liu, J. Zhang, Q. Zhou, W. Chen, B. Zhang, and L. Jia, “Investigation of the interface between LPCVD-Si_Nx gate dielectric and III-nitride for AlGa_N/Ga_N MIS-HEMTs,” *J. Vac. Sci. Technol. B*, vol. 34, no. 4, p. 41202, Jul. 2016. DOI: 10.1116/1.4944662
- [17] N. Onojima, M. Higashiwaki, J. Suda, T. Kimoto, T. Mimura, and T. Matsui, “Reduction in potential barrier height of AlGa_N/Ga_N heterostructures by SiN passivation,” *J. Appl. Phys.*, vol. 101, no. 4, p. 43703, Feb. 2007. DOI: 10.1063/1.2472255
- [18] S. Arulkumaran, N. G. Ing, V. Sahnuganathan, L. Zhihong, and B. Maung, “Improved recess-ohmics in AlGa_N/Ga_N high-electron-mobility transistors with AlN spacer layer on silicon substrate,” *Phys. status solidi C*, vol. 7, no. 10, pp. 2412–2414, Oct. 2010. DOI: 10.1002/pssc.200983860
- [19] X. Wang, S. Huang, Y. Zheng, K. Wei, X. Chen, G. Liu, T. Yuan, W. Luo, L. Pang, H. Jiang, J. Li, C. Zhao, H. Zhang, and X. Liu, “Robust Si_Nx/AlGa_N Interface in Ga_N HEMTs Passivated by Thick LPCVD-Grown Si_Nx Layer,” *IEEE Electron Device Lett.*, vol. 36, no. 7, pp. 666–668, Jul. 2015. DOI: 10.1109/LED.2015.2432039